Weiming Hu

Email: huwm1@shanghaitech.edu.cn Tel: 18800319117 Homepage: https://huweim.github.io/

EDUCATION

ShanghaiTech University

Master in Computer Science

- Core Course: Computer Architecture II (A-), Computer Architecture III (A), Digtal VLSI Design Project (A), Artificial Intelligence Computer System (B+)
- GPA: 3.47/4.0. Advisor: Prof. Xin Lou, Dr. Yuanfeng Wang

Sichuan University

B. Eng in Civil Engineering

• Rank: Top 30%.

My research interests lie in Computer Architecture with a focus on GPU Micro-architecture, Hardware/Software Co-Design and Neural Network Quantization.

PUBLICATION

Weiming Hu, Yi Zhou, Ying Quan, Yuanfeng Wang, Xin Lou, "Cache-locality Based Adaptive Warp Scheduling for Neural Network Acceleration on GPGPUs", to appear in IEEE 35th International System-on-Chip Conference (SOCC 2022)

EXPERIENCE

Glenfly Tech Co., Ltd. (Shanghai Zhaoxin Semiconductor Co., Ltd., GPU Department) Shanghai, China

GPU Architecture R&D Intern, Core Pipeline Group

- Assist the performance team to develop performance analysis tools, which used to visualize data and analyze the bottleneck by hardware counter of each GPC.
- Review the topic about GPU architecture and read related paper. Design a statistical mechanism to quantify intra-warp locality and **inter-warp locality** of application. The proposed mechanism select warp scheduling policy according to locality information.
- Implement it in GPGPU-Sim, evaluate the performance improvement under the proposed warp scheduling policy and write a manuscript.

PROJECT

CPU simulation Sniper

- Implement the OPT algorithm in cache replacement policy, decrease the miss rate of L1 Data Cache, L2 Cache, and L2 TLB. Implement Non-Inclusive Policy in Sniper.
- Implement perceptron-based dynamic branch prediction according to paper Dynamic Branch Prediction with Perceptrons, increase average branch prediction accuracy from 89% to 92%. [Github Link]

Convolution Kernel ASIC

- Design an ASIC for convolution according to paper An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOS. Aims to reduce the number of accessing DRAM and improve the rate of **data reuse**.
- Kernel size 4×4 , input feature map size 64×64 , output feature map size 61×61 . The number of channels and kernels is adjustable between 8-32.
- Implement RTL-level design with Verilog, compile it with VCS and synthesis with Design Compiler. And it passes the formal verification. [Github Link]

AWARDS

- 2021 Outstanding Administrative Assistant.
- 2019 First prize of Sichuan Province in National Mathematics Competition for College.
- 2017 Individual Second-class Scholarship.
- 2018 Individual First-class Scholarship.

Skill

Programming Languages: C/C++, Python.

Framework & Toolchain & Simulator: CUDA, PyTorch, Verilog, GPGPU-Sim, Accel-Sim. Tool: Docker, Vim, GDB, LaTex.

2021.4-2021.6

2020.9-2020.12

2021.8 - Now

Chengdu, Sichuan, China 2016.9 - 2020.6

Shanghai, China 2020.9 - 2023.6 (Expected)